Section 5.1 in Microsoft Office Develop barcode data matrix in Microsoft Office Section 5.1

Section 5.1 using microsoft office toproduce data matrix barcodes on web,windows application Scan Barcodes with Mobile Phones Exercises and Design Problems tout_fall of the inve rter output, (2) the total energy lost Etotal, and (3) the energy lost due to short circuit current Eshort. Using this data, prepare a plot of (1) (tout_rise+tout_fall)/2 vs. tin_rise,fall, (2) Etotal vs.

tin_rise,fall, (3) Eshort vs. tin_rise,fall and (4) Eshort/Etotal vs. tin_rise,fall.

d. Provide simple explanations for: (i) Why the slope for (1) is less than 1 (ii) Why Eshort increases with tin_rise,fall (iii) Why Etotal increases with tin_rise,fall Consider the low swing driver of Figure 5.9: VDD = 2.

5 V. W = 1.5 m L n 0.25 m W 3 m = L p 0.25 m Vin 2.5V 0V Vout CL=100fF Figure 5.9 Low Swing Driver a. What is the voltag e swing on the output node (Vout) Assume =0. b.

Estimate (i) the energy drawn from the supply and (ii) energy dissipated for a 0V to 2.5V transition at the input. Assume that the rise and fall times at the input are 0.

Repeat the analysis for a 2.5V to 0V transition at the input. c.

Compute tpLH (i.e. the time to transition from VOL to (VOH + VOL) /2).

Assume the input rise time to be 0. VOL is the output voltage with the input at 0V and VOH is the output voltage with the input at 2.5V.

d. Compute VOH taking into account body effect. Assume = 0.

5V1/2 for both NMOS and PMOS. Consider the following low swing driver consisting of NMOS devices M1 and M2. Assume an NWELL implementation.

Assume that the inputs IN and IN have a 0V to 2.5V swing and that VIN = 0V when VIN = 2.5V and vice-versa.

Also assume that there is no skew between IN and IN (i.e., the inverter delay to derive IN from IN is zero).

VLOW= 0.5V 25 m/0.25 m M2 Out M1 25 m/0.

25 m CL=1pF. Figure 5.10 Low Swing Driver a. What voltage is the bulk terminal of M2 connected to THE CMOS INVERTER 5 . b. What is the voltag Microsoft Data Matrix e swing on the output node as the inputs swing from 0V to 2.5V.

Show the low value and the high value. c. Assume that the inputs IN and IN have zero rise and fall times.

Assume a zero skew between IN and IN. Determine the low to high propagation delay for charging the output node measured from the the 50% point of the input to the 50% point of the output. Assume that the total load capacitance is 1pF, including the transistor parasitics.

d. Assume that, instead of the 1pF load, the low swing driver drives a non-linear capacitor, whose capacitance vs. voltage is plotted below.

Compute the energy drawn from the low supply for charging up the load capacitor. Ignore the parasitic capacitance of the driver circuit itself..

.5V 1V 1.5V 2V 2.5V 3V Voltage, V The inverter below operates with VDD=0.4V and is composed of V t = 0.5V devices. The devices have identical I0 and n.

a. Calculate the switching threshold (VM) of this inverter. b.

Calculate VIL and VIH of the inverter.. VDD = 0.4V VOUT Figure 5.11 Inverter in Weak Inversion Regime Sizing a chain of inv erters. a. In order to drive a large capacitance (CL = 20 pF) from a minimum size gate (with input capacitance Ci = 10fF), you decide to introduce a two-staged buffer as shown in Figure 5.

12. Assume that the propagation delay of a minimum size inverter is 70 ps. Also assume.

Section 5.1 Exercises and Design Problems that the input capaci gs1 datamatrix barcode for None tance of a gate is proportional to its size. Determine the sizing of the two additional buffer stages that will minimize the propagation delay..

1 is the minimum size inverter. 1 . OUT CL = 20pF Ci = 10fF Added Buffer Stage Figure 5.12 Buffer insertion for driving large loads. b. If you could add a gs1 datamatrix barcode for None ny number of stages to achieve the minimum delay, how many stages would you insert What is the propagation delay in this case c. Describe the advantages and disadvantages of the methods shown in (a) and (b).

d. Determine a closed form expression for the power consumption in the circuit. Consider only gate capacitances in your analysis.

What is the power consumption for a supply voltage of 2.5V and an activity factor of 1 [M, None, 3.3.

5] Consider scaling a CMOS technology by S > 1. In order to maintain compatibility with existing system components, you decide to use constant voltage scaling. a.

In traditional constant voltage scaling, transistor widths scale inversely with S, W 1/S. To avoid the power increases associated with constant voltage scaling, however, you decide to change the scaling factor for W. What should this new scaling factor be to maintain approximately constant power.

Assume long-channel devices (i.e., neglect velocity saturation).

b. How does delay scale under this new methodology c. Assuming short-channel devices (i.

e., velocity saturation), how would transistor widths have to scale to maintain the constant power requirement .
Copyright © . All rights reserved.